linux/arch/openrisc/boot/dts
Stafford Horne e318f5721d openrisc: dts: Add de0 nano multicore config and devicetree
Add a multicore configuration for the Terasic de0 nano FPGA development
board.  This SoC runs 2 OpenRISC CPUs at 50Mhz with 32MB ram, UART for
console and GPIOs for LEDs.

This FPGA SoC is based on the simple-smp reference board and brings in
devices from the de0 nano common DTSI file.

A default config is added that brings together the device tree and
driver setup.

Link: https://github.com/stffrdhrn/de0_nano-multicore

Signed-off-by: Stafford Horne <shorne@gmail.com>
2026-01-16 16:38:56 +00:00
..
de0-nano-common.dtsi openrisc: dts: Add de0 nano config and devicetree 2026-01-16 16:38:56 +00:00
de0-nano-multicore.dts openrisc: dts: Add de0 nano multicore config and devicetree 2026-01-16 16:38:56 +00:00
de0-nano.dts openrisc: dts: Add de0 nano config and devicetree 2026-01-16 16:38:56 +00:00
Makefile openrisc: migrate to the generic rule for built-in DTB 2025-01-14 17:17:15 +00:00
or1klitex.dts openrisc/litex: Add ethernet device 2021-08-31 22:41:46 +09:00
or1ksim.dts or1k: dts: Fix ethoc network configuration in or1ksim devicetree 2019-08-31 11:46:59 +09:00
simple-smp.dts openrisc: dts: Split simple smp dts to dts and dtsi 2026-01-16 16:38:56 +00:00
simple-smp.dtsi openrisc: dts: Split simple smp dts to dts and dtsi 2026-01-16 16:38:56 +00:00