mirror of
https://codeberg.org/ziglang/zig.git
synced 2026-03-08 02:44:43 +01:00
llvm: Disable f16 lowering for hexagon.
In theory, this should work for v68+. In practice, it runs into an LLVM assertion when using a `freeze` instruction on `f16` values, similar to the issue we had for LoongArch.
This commit is contained in:
parent
56b0c7bd2f
commit
f31173d379
1 changed files with 1 additions and 0 deletions
|
|
@ -12380,6 +12380,7 @@ fn backendSupportsF80(target: std.Target) bool {
|
|||
/// if it produces miscompilations.
|
||||
fn backendSupportsF16(target: std.Target) bool {
|
||||
return switch (target.cpu.arch) {
|
||||
.hexagon,
|
||||
.powerpc,
|
||||
.powerpcle,
|
||||
.powerpc64,
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue