mirror of
https://github.com/torvalds/linux.git
synced 2026-03-07 23:24:35 +01:00
1a0c2bf998
The g6 DTSI already provides the property and the driver errors out if the AHB controller's syscon can't be located, so define the property and mark it as required. Signed-off-by: Andrew Jeffery <andrew@codeconstruct.com.au> Link: https://patch.msgid.link/20251211-dev-dt-warnings-all-v1-10-21b18b9ada77@codeconstruct.com.au Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
56 lines
1.3 KiB
YAML
56 lines
1.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/crypto/aspeed,ast2600-acry.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: ASPEED ACRY ECDSA/RSA Hardware Accelerator Engines
|
|
|
|
maintainers:
|
|
- Neal Liu <neal_liu@aspeedtech.com>
|
|
|
|
description:
|
|
The ACRY ECDSA/RSA engines is designed to accelerate the throughput
|
|
of ECDSA/RSA signature and verification. Basically, ACRY can be
|
|
divided into two independent engines - ECC Engine and RSA Engine.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- aspeed,ast2600-acry
|
|
|
|
reg:
|
|
items:
|
|
- description: acry base address & size
|
|
- description: acry sram base address & size
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
aspeed,ahbc:
|
|
$ref: /schemas/types.yaml#/definitions/phandle
|
|
description:
|
|
A phandle to the AHB controller node, which must be a syscon
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- interrupts
|
|
- aspeed,ahbc
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/ast2600-clock.h>
|
|
acry: crypto@1e6fa000 {
|
|
compatible = "aspeed,ast2600-acry";
|
|
reg = <0x1e6fa000 0x400>, <0x1e710000 0x1800>;
|
|
interrupts = <160>;
|
|
clocks = <&syscon ASPEED_CLK_GATE_RSACLK>;
|
|
aspeed,ahbc = <&ahbc>;
|
|
};
|