dt-bindings: power: add Amlogic S6 S7 S7D power domains

Add devicetree binding document and related header file for
Amlogic S6 S7 S7D secure power domains.

Signed-off-by: hongyu.chen1 <hongyu.chen1@amlogic.com>
Signed-off-by: Xianwei Zhao <xianwei.zhao@amlogic.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20250822-pm-s6-s7-s7d-v1-1-82e3f3aff327@amlogic.com
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
hongyu.chen1 2025-08-22 13:39:55 +08:00 committed by Ulf Hansson
parent 29a7999179
commit 9428fff44f
4 changed files with 79 additions and 0 deletions

View file

@ -24,6 +24,9 @@ properties:
- amlogic,a5-pwrc
- amlogic,c3-pwrc
- amlogic,t7-pwrc
- amlogic,s6-pwrc
- amlogic,s7-pwrc
- amlogic,s7d-pwrc
"#power-domain-cells":
const: 1

View file

@ -0,0 +1,29 @@
/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
/*
* Copyright (C) 2025 Amlogic, Inc. All rights reserved
*/
#ifndef _DT_BINDINGS_AMLOGIC_S6_POWER_H
#define _DT_BINDINGS_AMLOGIC_S6_POWER_H
#define PWRC_S6_DSPA_ID 0
#define PWRC_S6_DOS_HEVC_ID 1
#define PWRC_S6_DOS_VDEC_ID 2
#define PWRC_S6_VPU_HDMI_ID 3
#define PWRC_S6_U2DRD_ID 4
#define PWRC_S6_U3DRD_ID 5
#define PWRC_S6_SD_EMMC_C_ID 6
#define PWRC_S6_GE2D_ID 7
#define PWRC_S6_AMFC_ID 8
#define PWRC_S6_VC9000E_ID 9
#define PWRC_S6_DEWARP_ID 10
#define PWRC_S6_VICP_ID 11
#define PWRC_S6_SD_EMMC_A_ID 12
#define PWRC_S6_SD_EMMC_B_ID 13
#define PWRC_S6_ETH_ID 14
#define PWRC_S6_PCIE_ID 15
#define PWRC_S6_NNA_4T_ID 16
#define PWRC_S6_AUDIO_ID 17
#define PWRC_S6_AUCPU_ID 18
#define PWRC_S6_ADAPT_ID 19
#endif

View file

@ -0,0 +1,20 @@
/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
/*
* Copyright (C) 2025 Amlogic, Inc. All rights reserved
*/
#ifndef _DT_BINDINGS_AMLOGIC_S7_POWER_H
#define _DT_BINDINGS_AMLOGIC_S7_POWER_H
#define PWRC_S7_DOS_HEVC_ID 0
#define PWRC_S7_DOS_VDEC_ID 1
#define PWRC_S7_VPU_HDMI_ID 2
#define PWRC_S7_USB_COMB_ID 3
#define PWRC_S7_SD_EMMC_C_ID 4
#define PWRC_S7_GE2D_ID 5
#define PWRC_S7_SD_EMMC_A_ID 6
#define PWRC_S7_SD_EMMC_B_ID 7
#define PWRC_S7_ETH_ID 8
#define PWRC_S7_AUCPU_ID 9
#define PWRC_S7_AUDIO_ID 10
#endif

View file

@ -0,0 +1,27 @@
/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
/*
* Copyright (C) 2025 Amlogic, Inc. All rights reserved
*/
#ifndef _DT_BINDINGS_AMLOGIC_S7D_POWER_H
#define _DT_BINDINGS_AMLOGIC_S7D_POWER_H
#define PWRC_S7D_DOS_HCODEC_ID 0
#define PWRC_S7D_DOS_HEVC_ID 1
#define PWRC_S7D_DOS_VDEC_ID 2
#define PWRC_S7D_VPU_HDMI_ID 3
#define PWRC_S7D_USB_U2DRD_ID 4
#define PWRC_S7D_USB_U2H_ID 5
#define PWRC_S7D_SSD_EMMC_C_ID 6
#define PWRC_S7D_GE2D_ID 7
#define PWRC_S7D_AMFC_ID 8
#define PWRC_S7D_EMMC_A_ID 9
#define PWRC_S7D_EMMC_B_ID 10
#define PWRC_S7D_ETH_ID 11
#define PWRC_S7D_AUCPU_ID 12
#define PWRC_S7D_AUDIO_ID 13
#define PWRC_S7D_SRAMA_ID 14
#define PWRC_S7D_DMC0_ID 15
#define PWRC_S7D_DMC1_ID 16
#define PWRC_S7D_DDR_ID 17
#endif