mirror of
https://github.com/torvalds/linux.git
synced 2026-03-08 03:24:45 +01:00
drm/amdgpu: Add chain runlists support to GC9.4.2
Starting from MEC v97, GC 9.4.2 supports chain runlists of XNACK+/XNACK- processes. Signed-off-by: Amber Lin <Amber.Lin@amd.com> Reviewed-by: Philip Yang<Philip.Yang@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
c5fc24f126
commit
216e4cff54
3 changed files with 16 additions and 0 deletions
|
|
@ -2650,6 +2650,9 @@ static void gfx_v9_0_init_sq_config(struct amdgpu_device *adev)
|
|||
!READ_ONCE(adev->barrier_has_auto_waitcnt));
|
||||
WREG32_SOC15(GC, 0, mmSQ_CONFIG, tmp);
|
||||
break;
|
||||
case IP_VERSION(9, 4, 2):
|
||||
gfx_v9_4_2_init_sq(adev);
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
|
|
|||
|
|
@ -748,6 +748,18 @@ void gfx_v9_4_2_init_golden_registers(struct amdgpu_device *adev,
|
|||
}
|
||||
}
|
||||
|
||||
void gfx_v9_4_2_init_sq(struct amdgpu_device *adev)
|
||||
{
|
||||
uint32_t data;
|
||||
|
||||
if (adev->gfx.mec_fw_version >= 98) {
|
||||
adev->gmc.xnack_flags |= AMDGPU_GMC_XNACK_FLAG_CHAIN;
|
||||
data = RREG32_SOC15(GC, 0, regSQ_CONFIG1);
|
||||
data = REG_SET_FIELD(data, SQ_CONFIG1, DISABLE_XNACK_CHECK_IN_RETRY_DISABLE, 1);
|
||||
WREG32_SOC15(GC, 0, regSQ_CONFIG1, data);
|
||||
}
|
||||
}
|
||||
|
||||
void gfx_v9_4_2_debug_trap_config_init(struct amdgpu_device *adev,
|
||||
uint32_t first_vmid,
|
||||
uint32_t last_vmid)
|
||||
|
|
|
|||
|
|
@ -28,6 +28,7 @@ void gfx_v9_4_2_debug_trap_config_init(struct amdgpu_device *adev,
|
|||
uint32_t first_vmid, uint32_t last_vmid);
|
||||
void gfx_v9_4_2_init_golden_registers(struct amdgpu_device *adev,
|
||||
uint32_t die_id);
|
||||
void gfx_v9_4_2_init_sq(struct amdgpu_device *adev);
|
||||
void gfx_v9_4_2_set_power_brake_sequence(struct amdgpu_device *adev);
|
||||
int gfx_v9_4_2_do_edc_gpr_workarounds(struct amdgpu_device *adev);
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue